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Materials Interaction and Reliability
MATERIALS SCIENCE/ELECTRICAL ENGINEERING
“This book provides a complete and systematic discussion of key materials used
in electronic packages. Unlike most of its competitors, which are composed by
several contributors, this book is written by two authors who are well-respected
veterans in the electronic package industry. …”
—Kevin K.L. Chen, Qualcomm Atheros, San Jose, California, USA
“This book gives a good general overview of materials used in the making of
semiconductor packages. … The book is easy to read and would serve as an
excellent introduction to the subject for a student or engineer unfamiliar with the
topic. It would also serve as a handy reference guide for a basic understanding
of semiconductor packaging materials, as well of semiconductor packaging itself.”
—Zemo Yang, Ambarella Corp, Santa Clara, California, USA
“Knowledge of how material interactions impact package reliability and performance
is ever more critical to the semiconductor industry, so both students and engineers
need a resource to turn to in understanding material technology issues and trade-
offs. This book serves as such a resource and reference guide to the world of
semiconductor packaging materials.”
—Daniel P. Tracy, SEMI, San Jose, California, USA
Semiconductor Packaging: Materials Interaction and Reliability enables
a fundamental understanding of the underlying physical properties of the materials
used in a semiconductor package. By tying together the disparate elements essential
to a semiconductor package, the authors show how all the parts fit and work
together to provide durable protection for the integrated circuit chip within as well
as a means for the chip to communicate with the outside world. Along with future
trends in semiconductor packages, the text also covers packaging materials for
MEMS, solar technology, and LEDs and describes the reliability tests and analytical
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Section I: Semiconductor packages
















































Section II: Package reliability


















Section III: Materials used in semiconductor packaging



































































































































































































































cate.with. the.outside.world—the. lead. frame.or.substrate.on.which. the.
chip.sits.upon,.the.die.attach.adhesive.to.glue.the.chip.down,.electrical.









performance.. That. takes. understanding. how. a. given. property. is. mea-
sured.and.why.it.is.significant..For.example,.the.measurement.of.viscosity.


























working. on. various. semiconductor. packaging. materials. and. reliability.
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•. Provide. brief. background. and. history. of. semiconductor. packag-
ing.technology.













a. reliable.means.of. interconnection. to. the.next. level.of. integration..The.
package.is.dubbed.the.first	level.of.packaging,.with.the.circuit.board.being.
the.second	level.and.the.final.enclosure.the.third	level.
Specifically,. a. semiconductor. package. should. protect. the. chip. from.
mechanical. stresses. (vibration,. falling. from. a. height),. environmental.
stresses.(such.as.humidity.and.contaminants),.and.electrostatic.discharge.
(also.known.as.ESD).during.handling.and.mounting.onto.a.printed.circuit.
board.and.beyond.. In.addition,. the.package. is. the.mechanical. interface.
for.electrical.testing,.burn-in,.and.the.next.level.of.interconnection..Last,.
the.package.must.also.meet.the.chip’s.various.performance.requirements,.




















design,. a. hermetic. seal. prevents. any. contaminants,. whether. gases,. liq-
uids,.or.particulates,. from.reaching. the. sensitive.and.relatively.delicate.
semiconductor. chip. surface. within. the. package. cavity.. More. details. on.
hermetic.packages.are.given.in.Chapter.2.
However,. their. robustness. also. had. drawbacks.. Hermetic. materials.
tend.to.be.costly.and.hard.to.manufacture.and.process,.due.to.their.hard-
ness. and. brittle. natures.. The. packages—the. ceramic. ones,. especially—














































bonding. has. remained. relatively. unchanged. for. the. past. 40. and. more.
years,.though.the.equipment.and.materials.used.have.undergone.consid-


















































Source:	 Adapted. from. National. Semiconductor. Corporation,. Data	 Sheet:	 Semiconductor	
Packaging	Assembly	Technology,.August.1999.
Chapter	one:	 History	and	background	 7
1. Start bond cycle
2. Descend to 1st bond,
    with ball centered and
    captured in capillary. 
3. Ball bond
4. Ascend to top of loop.
5. Descend to 2nd bond;
    trajectory controls
    loop shape.
6. Second bond lead.
7. Second bond formed.
8. Rise to control tail
    length and to fire
electronic flame off (EFO)
    for next bond.















Source:	 .Adapted. from. P.. Elenius. and. L.. Levine,.
“Comparing. Flip-Chip. and. Wire-Bond.





Top platenTop mold chase
Bottom mold chaseBottom platen







































Silicon 2.8 2.4 150 N/A N/A 1430
Molding.
Compound 18–65 1.9 0.67 N/A N/A 165.(Tg)
Copper 16.5 8.96 395 1.67 0.25–
0.45
1083
Alloy42 4.3 N/A 15.9 N/A 0.64 1425
Gold N/A 19.3 293 2.2 N/A 1064
Aluminum 23.8 2.80 235 2.7 83 660
Eutectic.
Tin-Lead.
Solder 23.0 8.4 50 N/A N/A 183
Alumina 6.9 3.6 22 N/A N/A 2050
Aluminum.
nitride 4.6 3.3 170 N/A N/A 2000









•. Discuss. the. various. failure. modes. plastic. packages. are. subject. to,.
and.potential.remedies.
2.2	 Introduction
The.variety.of.plastic.semiconductor.packages.available. in. the. industry.
only.continues.to.proliferate.over.time..Even.as.new.types.and.form.fac-
tors. come. into. being,. the. established. players. do. not. disappear. entirely,.









Advancement. in.package. technology.helped.create. the. innovative.solu-
tions.needed.in.new.and.future.products.
2.3	 Package	outline	standardization
The. industry. association. JEDEC—formed. in. 1958. as. the. Joint. Electron.
Devices.Engineering.Council. and.now.officially.known.as. JEDEC	Solid	



































Notes:		SO,. small. outline. package;. TSOP,. thin. small. outline.
package;.SOT,. small.outline. transistor;.DIP,.dual. in-
line. (through-hole. leads). package;. DCA,. direct. chip.
attach;.WLP,.wafer-level.packaging;.FBGA,.fine.pitch.




Source:		 	Adapted. from. Sandra. Winkler,. “Trends. in. IC.
Packaging. and. Multicomponent. Packaging,”. IEEE	

























based. packages.. The. leads. could. only. be. made. so. narrow. before. they.
became. too. fragile. to. handle. during. the. assembly. processes. and. final.







bonding. lands. to. meet. finer. pitch. densities.. Finally,. the. use. of. organic.
substrates. would. allow. flip-chip. interconnect. technology. to. become.













board.. BGAs. offers. improved. electrical. and. thermal. operation. through.
multiple.routing. layers.such.as.ground.and.power.planes..The.package.




such. as. microprocessors. or. controllers,. application-specific. integrated.
circuits. (ASICs),.digital.signal.processors. (DSPs),.gate.arrays,.and.mem-
ory. and. computer. chipsets.. A. thermally. enhanced. version. is. shown. in.
Heat spreader Epoxy overmold













A.chip. scale. package. (CSP). is. defined. as. a.package. where. the.bare.die.
occupies.80%.or.more.of.the.package.area,.so.the.profile.can.be.a.near-





















Essentially,. substrate-based. chip. scale. package. technology. is. based.
on.mature.BGA.technology.and.infrastructure,.scaled.down.to.small.





lated. lead-frame-based.CSP.with.a. lead.pad.on.the.bottom.of. the.pack-
age. to.provide.electrical. interconnection.with. the.printed.circuit.board..
This.package.offers.a.small.form.factor.with.60%.size.reduction.compared.
with.conventional.QFP.packages..It.provides.good.electrical.performance.





improved. thermal. and. electrical. performance. makes. QFNs. suitable. for.
portable.communication.and.consumer.products.
As.already.mentioned,.interconnects.may.be.made.with.wire.bond-




individually.and.then.punched.out.of. the. lead.frame.like.other,. tradi-
tional. lead-frame. packages.. Or,. an. array. of. individual. QFN. packages.
may. be. molded. as. one. large. package. and. singulated. subsequently. by.
sawing.
Chip













Multiple-package. packages. provide. an. alternative. to. multichip. module.
solutions.when.known-good-die. is.not. feasible..Multiple.chips.are. inte-


















flipped. face-to-face. with. the. substrate. surface—hence. the. name. flip	



























The. concept. of. wafer-level. packages. emerged. in. the. mid-1990s..
Figure  2.11. shows. a. cross. section. from. a. wafer-level. chip. scale. pack-
age.. Note. that. redistribution. is. used. to. reroute. connections. from. the.


























2 4 6 8
Frequency (GHz)
fcqfn.dat: S_I: S[port1:ml, port1:ml] (mag)
qfn.dat: S_I: S[port1:ml, port1:ml] (mag)
10 12 14 16
Figure 2.9  Return.loss.graphs.comparing.QFN.and.FC-QFN. (Reprinted.with.per-
mission.from.Kevin.Chang,.Jen-Yuan.Lai,.Hanping.Pu,.Yu-po.Wang,.C.S.Hsiao,.























2 4 6 8
Frequency (GHz)
10 12 14 16
FC-QFN
QFN
fcqfn.dat: S_I: S[port1:ml, port3:ml] (mag)
qfn.dat: S_I: S[port1:ml, port3:ml] (mag)
Figure 2.10  Insertion.loss.graphs.comparing.QFN.and.FC-QFN..(Reprinted.with.
permission.from.Kevin.Chang,.Jen-Yuan.Lai,.Hanping.Pu,.Yu-po.Wang,.C.S.Hsiao,.
Andrea. Chen,. and. Randy. H.Y.. Lo,. “Flip. Chip. Quad. Flat. No-Lead. (FC-QFN),”.
IWLPC	2005,.November.1,.2005.)
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pattern. with. a. fixed,. predetermined. pitch,. whereas. as. a. bare. flip. chip.
would.not.adhere.to.these.rules.
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•. Discuss. how. issues. particular. to. surface-mount. technology. affect.
semiconductor.packages.




passives,. and. other. components. are. attached. to. a. printed. circuit. board.
(PCB),.to.both.the.top.and.bottom.surfaces..In.the.beginning.of.the.elec-
tronics. industry,.both.packages.and.PCBs.were.relatively. large.in.scale..
Through-hole. packages. prevalent. in. the. early. days. were. called. that.
because.their.leads.fit.into.the.holes.drilled.through.the.PCBs.to.connect.
power,.ground,.and.circuitry.connections.
In. time,. the. demands. of. continual. miniaturization. of. electronic.
products. meant. the. boards. inside. them. had. to. shrink,. along. with. the.
chips.and.components..To. save. space.and. increase.device.density,. the.
much-smaller. lead. area. of. surface-mount. packages. supplanted. that. of.









































2.54.mm 3.17.mm 4.06.mm 7.62.to.22.9.
mm






















to. the. board. with. heat-resistant. adhesive.. Instead,. solder. reflow. would.































































integrity.. However,. when. large. and. thin. (3-mm. thickness. and. below).














for. Interconnecting. and. Packaging. Electronic. Circuits). to. control. mois-
ture.levels.in.semiconductor.packages.prior.to.solder.reflow..The.specifi-
cation—now.superseded.by.J-STD-020.and.J-STD-032—specified.storage.

















like. microprocessors. and. field. programmable. gate. arrays. (or. FPGAs),.
continues. to. increase.with. time.and.the. lead.density. for.packages.with.
peripheral.leads.soon.reached.a.limit.of.about.300.leads..Above.that.num-
ber,.the.leads.were.simply.too.delicate.to.handle.in.high.volume.produc-



























The. development. of. new. and. innovative. package. form. factors. is. often.
accompanied.by.changes.and.difficulties.beyond.that.of.package.develop-
ment..As.most,.if.not.all,.of.the.new.package.types.coming.into.production.
use.surface-mount. technology,. that. is.one.of. the.hurdles.on. the.way. to.
market.acceptance.and.volume.production.
One.example.of.a.recent.package.form.factor.with.particular. issues.
when. it. comes. to. surface. mounting. is. package-on-package,. or. PoP.. As.

























environmental,. health,. and. safety. regulations—namely. the. European.
Union’s. Restriction. of. Hazardous. Substances. or. RoHS—has. greatly.
affected. the. whole. surface-mount. process.. Acceptable. solder. alloys. not.
containing.lead.typically.require.peak.reflow.temperatures.in.the.range.









cess. in. the. last. decade. or. more. to. update. the. bill. of. materials. creating.
semiconductor.packaging.to.meet.all.of.the.new.rules.and.regulations.
In.addition,.changes.extend.beyond.the.package,.to.the.circuit.board..


















Molding. Compound. and. Die. Attach. Adhesive,. with. Regards. to. Package.
Cracking,”.presented.at.44th.ECTC,.Washington,.DC,.115–120,.May.1–4,.1994.
C.A.. Harper,. Electronic	 Packaging	 and	 Interconnection	 Handbook,. McGraw-Hill.
Professional,.New.York,.Chapter.6,.1991.
Intel. Corporation,. Intel®	 Manufacturing	 Enabling	 Guide,. Chapter. 1:. Component.
Surface.Mount.Technology.(SMT),.May.2010.









B.. Wettermann,. “PoP. Rework:. Process. Control. and. Using. the. Right. Materials.
Increases.Yield,”.Advanced	Packaging,.September.13,.2010.



































MEMS. (Micro. Electro-Mechanical. Systems). devices. are. packaged. in. a.
large.variety.of.ways.due. to. the.great.variation. in. requirements..These.
requirements,. and. the. resulting. package. solutions,. go. beyond. those.
imposed.on.semiconductor.packaging.and.result. in.an.unusual.variety.
of.packages..For.example,.MEMS.are.used.for.vacuum.and.atmospheric.




semiconductor. package.. For. example,. from. STMicroelectronics,. a. stan-
dard. 16-lead. quad. flat. no-lead. package. is. used. for. a. three-axis. digital.








































and. some. build. a. cavity. within. the. MEMS. structure. and. seal. it. at. the.
device.fabrication.level,.often.with.another.piece.of.silicon.











Packaging. needs. for. digital. image. sensors. have. their. own. special.
requirements..For.one.thing,.the.sensors.need.to.“see,”.so.nothing.opaque.
can.cover. the.chip.surface..Also,. the.sensor.surface.and. the.clear.cover.
must. be. kept. extremely. clean. and. handled. carefully,. so. that. dust. and.
scratches.do.not.degrade.the.image.capture.quality..Image.sensor.pack-







The. advent. of. the. digital. still. camera. brought. about. the. initial. growth.
and. demand. for. compact,. removable. memory. cards.. Unfortunately,. at.
36	 Semiconductor	packaging:	materials	interaction	and	reliability
























































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































rarely. used. include. Memory. Stick,. xD-Picture. Card,. and. Smart. Media..
Currently,. the. two. card. formats. commonly. found. in. retail. outlets. are.
SD. and. its. various. micro. and. mini. variations,. and. CompactFlash. (CF)..








Traditional. semiconductor. package. technologies. are. not. employed. in.














cell. technology. and. operational. demands. will. eventually. move. to. more.
stringent.requirements..These.new.requirements.will.include.the.following:






























K.. Kurzweil,. “An. Installed. Tape. Automated. Bonding. Unit,”. Electrocomponent	
Science	and	Technology,.vol..6,.159–163,.1980.


























Once. the. chip. has. been. packaged. and. electrically. tested,. there. is. the.















Naturally,. these. tests. are. only. useful. if. the. failure. mechanisms.









mismatch. between. the. chip. and. underfill. causes. stress. concentrations.
in.certain.locations,.like.at.a.die.corner..As.the.crack.propagates.during.









was. Mil-Std-883,. which. was. used. to. qualify. semiconductor. devices. and.
packages.for.military.and.aerospace.applications,.but.in.those.early.days,.
most,. if. not. all,. of. the. packaging. done. was. hermetic,. with. chips. sealed.
inside.metal.cans.or.sandwiched.between.ceramic.substrates.and.caps.
Later,. the. industry. association. JEDEC. (Joint. Electron. Devices.









a. desktop. PC. in. an. office. environment. versus. a. ruggedized. laptop. for.


























































































Source:	 .Adapted. from. JEDEC,. JEP150,	 Stress-Test-Driven	 Qualification	 of	 and	 Failure	








































The.purpose.of. temperature.cycling.is. to.check.on.package.integrity. in.




















































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































age.. Unlike. hermetic. packages,. the. die. surface. is. not. isolated. from. the.
other.material.surfaces.within. the.package..Good.contact.and.adhesion.
are.key.to.a.long.service.life..All.the.components—the.semiconductor.chip,.

































































































expands.much. less. than.either.plastic.or.metal,. its. surface—along.with.
all.of.the.delicate.active.circuitry.and.dielectric.layers—is.prone.to.dam-
age..The.typical.failure.modes.seen.with.temperature.cycling.are.delami-
nation.between. interfaces.or.cracking.somewhere. in. the.die,.whether. it.


















































































































































































































































































































































































































































Bond pad on chip






















free. materials,. molding. compounds. would. be. the. most. likely. source,.












The. phenomenon.of. corrosion. is. more. easily. seen. in. a. humid. environ-
ment.than.in.a.dry.one..Thus,.it.is.the.common.failure.mechanism.seen.
















tion. levels. will. help,. but. again. care. must. be. taken. that. other. material.
properties.are.not.altered.detrimentally.
5.4	 Limitations	of	reliability	testing






during. manufacturing.. Examples. would. be. electrostatic. discharge. and.
particulate.contamination.
Another. type. of. defect. that. would. be. hard. to. detect. by. reliability.


























JEDEC,. JESD22-A110C,. Highly	 Accelerated	 Temperature	 and	 Humidity	 Stress	 Test	
(HAST),.January.2009.









Packages,”. in. Proceedings	 FOCUS	 ’94	 Expo	 and	 Conference,. San. Jose,. CA,.
August.30–September.1,.1994.
A.F.. Moor,.A.. Casanovas,. and. S.R.. Purwin,. “The. Case. for. Plastic-Encapsulated.








L.T.. Nguyen,. A.S.. Chen,. and. R.H.Y.. Lo,. “Interfacial. Integrity. in. Electronic.















•. Convey. its. purpose. and. importance. in. semiconductor. packaging,.





in. plastic. semiconductor. packages,. addresses. some. of. the. issues. and.





















to. integrated.circuit. (IC). reliability,. care.must.be. taken. to. remove. them.
from.the.final.resin.product.before.molding.compound.formulation.
The. filler. comes. in. the. form. of. amorphous. or. crystalline. silica..
Sometimes.alumina.is.used.as.the.filler.for.increased.thermal.conductiv-
ity.and.high.heat.dissipation.properties,.but.it.is.very.abrasive.compared.
to. silica.. Amorphous. silica. is. preferred. when. a. low. thermal. expansion.
coefficient.is.needed,.and.crystalline.silica.provides.some.thermal.conduc-



































Silicon 2.8 2.4 150 N/A N/A 1430
Molding.
compound
18–65 1.9 0.67 N/A N/A 165.(Tg)
Copper 16.5 8.96 395 1.67 0.25–
0.45
1083
Alloy-42 4.3 N/A 15.9 N/A 0.64 1425
Gold N/A 19.3 293 2.2 N/A 1064




23.0 8.4 50 N/A N/A 183
Alumina 6.9 3.6 22 N/A N/A 2050
Aluminum.
nitride
4.6 3.3 170 N/A N/A 2000
Source:		 .Adapted. from. National. Semiconductor. Corporation,. Data	 Sheet:	 Semiconductor	
Packaging	Assembly	Technology,.August.1999.
Chapter	six:	 Polymers	 63
package. to. meet. the. industry. flammability. standard. of. Underwriters.
Laboratories’.(UL).standard.94.V-0,.and.until.very.recently,.the.standard.
was.met.by.the.use.of.brominated.epoxy.and.antimony.trioxide.
The. properties. of. a. molding. compound. are. a. balance. between. its.







































Strength ++ 0 –
Moisture.
absorption




Combustability +++ – +++
Electrical.
reliability
+ 0 – – 0 0















As. already. mentioned,. epoxy. cresol. novolac. was. the. backbone. of. most.











The. possible. disadvantage. with. biphenyl. resins. is. their. low. glass.
transition.temperature,.typically.around.125ºC..It.was.feared.that.a.given.
package. using.a.biphenyl-based.molding. compound.would.most. likely.
be.subject.to.a.coefficient.of.thermal.expansion.(commonly.denoted.as.α2).
above. the.glass. transition. temperature.during.subsequent. thermal.pro-
cessing. and. reliability. testing.. α2. nearly. always. imposes. a. greater. level.
of.mechanical.stress.on.a.package..However,. it.turned.out.in.numerous.














Initially. utilized. to. help. resolve. the. popcorn. package. cracking. issue,.
multifunctional.resins.have.a.high.glass.transition.temperature.(around.
220ºC).due.to.high.cross-linking.density..The.resin.structure.is.shown.
in.Figure 6.2..The.cross-linking.density.was. thought. to. increase.high.
temperature.strength.but.turns.out. it.also.increases.the.resin’s.ability.
to. absorb. moisture.. Therefore,. multifunctional-based. molding. com-
pounds.turned.out.to.be.unsuccessful.in.combating.the.popcorn.crack-
ing.issue.
However,. it. turns. out. that. multifunctional. compounds. reduced.
the. substrate. package. warpage. issue,. apparently. because. their. high.
glass. transition. temperature. meant. the. molding. compound. underwent.
less. distortion. than. formulations. with. lower. transition. temperatures..
















































these. two.variables. is.made.more.difficult.due. to. the. fact. that.molding.




The. two. factors. must. also. be. balanced. between. the. need. for. high.
through-put.while.not. sending. the. liquid.compound. through. the.mold.
with.too.much.force.and.thus.damaging.the.chip.surface,.or.deforming.
the.lead-frame.lead.tips.or.sweeping.away.the.bonding.wires.
Over. time,. the.designs.of.mold.chases.have.changed,.going. from.a.
single,. large-volume. transfer. pot. into. multiple. cavities. and. runners. to.









The.flexure. test. is.a.measure.of. the.behavior.of.materials.under.simple.
















polymers,. wood,. and. composites—which. would. include. molding. com-
























rial..The. stress. index. is.defined.as.“E. times.CTE,”.or.flexural.modulus.
multiplied.by.coefficient.of.thermal.expansion.
Force
Flexural test with three-point loading
Figure 6.6  Flexural.stress.test.using.three-point.loading.
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in. the. molding. compound,. which. has. the. unfortunate. effect. of. raising.











surface-mount. packages. (such. as. quad. flat. packs. and. plastic. leaded.
chip. carriers,. and. later,. plastic. ball. grid. arrays). became. prevalent. in.
the.late.1980s,.the.phenomenon.named.popcorning.became.well.known..



















the. solder. reflow.process. in.an. in-line.oven..The.moisture.often.pools.
in. areas. of. weakened. adhesion,. which. eventually. causes. delamina-
tion.. The. package. is. subjected. to. rapid. heating. to. temperatures. above.
the. boiling. point. of. water.. Therefore,. the. moisture. inside. the. package.
turns. to.steam.and.exerts.pressure. to.escape..The.molding.compound.




























A. standard—the. IPC-SM-786A—was. created. by. the. IPC®. (formerly.





































impetus. from. the. effect. of. environmental. regulation. on. electronic. sys-




For. some. background,. to. meet. Underwriters. Laboratories’. flamma-
bility.standard.V-0,.molding.compounds. traditionally.employed.bromi-
nated. epoxy. resins. and. antimony. oxides. as. flame. retardants.. But. with.
the. amount. of. organic. compounds. with. bromine. restricted,. molding.











However,. after. less. than. a. year. of. field. use. (in. some. cases,. only. a.
few. weeks),. devices. packaged. with. the. new. formulation. began. to. fail..
The. most. common. failure. mode. identified. was. resistive. short. and. cur-
rent.leakage.between.adjacent.internal.leads..Often,.the.failures.appeared.




per. and. silver. migration. and. filament. growth,. causing. shorts. between.
the. leads.. As. it. turns. out,. the. coating. around. the. red. phosphorus. was.












same. presence. of. elevated. temperatures. and. increased. moisture.. Such.


































Cu Cu2+ + 2e Cu2+ + 2e Cu











This.product.aims. to. combine. the.manufacturing.and.physical.proper-









side-by-side. or. stacked. on. top. of. one. another.. For. complex. structures.


































Here,. the. discussion. focuses. on. how. the. change. in. bonding. wire.
changes. the. performance. requirements. of. the. molding. compound.. For.









ing. compound. and. copper. wire. bonds. is. different. than. that. with. gold.
















strates. in. plastic. semiconductor. packages. is. described. here.. Figure  6.13.
(which. is. the. same. as. Figure  5.3). illustrates. how. die. attach. adhesive. is.
used.in.semiconductor.packaging.to.create.a.stable.platform.for.the.next.




frame.or. substrate.with.an.adhesive.or.metallic. solder. in. the. form.of.a.




For. the. purposes. of. brevity,. the. discussion. in. this. chapter. will. be.
limited. to. organic-based. adhesives. used. as. a. die. attach.. Like. molding.
compounds,. die. attach. adhesives. using. organic. materials. appeared. in.





based. adhesive. offered. such. advantages. as. lower. induced. stress,. lower.
processing. temperatures,.and. lower.material. cost..For. those.reasons,. in.













And. like. molding. compounds,. the. base. material. initially. chosen.
as. the. adhesive. was. an. epoxy. resin.. However,. early. adhesive. formula-
tions.used.an.epoxy.with.aliphatic.amines.as.the.curing.agent..Although.
aliphatic. amines.were. highly. reactive,. they.unfortunately.did. not. react.
fully.with. the.epoxy. resin..These. solvents.were.prone. to.high. levels.of.
outgassing,. leaving.voids. in. the.adhesive. layer,.which. then. led. to.poor.
bond.strength,.and.contaminant.material.deposited.on.the.die.and.pack-
age.surfaces,.which.then.led.to.delamination.between.interfaces..Also,.the.
unreacted.amines.would. later. react. in. the.presence.of.moisture. to. free.
up.chlorine.ions.(Cl–),.which.then.caused.corrosion.failures.on.the.die.or.
within.the.package.
Given. these. corrosion. problems,. people. turned. next. to. preimidized.
polyimides.as.an.adhesive.solution,.given.their.low.levels.of.hydrolizable.
chlorine. ions.. This. type. of. polyimide. remained. popular. as. a. die. attach.
adhesive. starting. in. the. late. 1970s. through. the. late. 1980s.. Though. the.
risk.of.corrosion.was.reduced,.polyimide. in. the. form.used. in.die.attach.
adhesives—polyamic.acid. in.N-methypyrolidinone. (NMP). solvent—had.
several.disadvantages..One.was.a.long.two-step.cure.profile.that.took.any-
where.between.a.half-hour.to.2.hours,.reducing.manufacturing.through-
put..Another.was. the.elevated. temperatures. (250. to.350ºC).necessary. to.
fully.convert.the.polyamic.acid.to.polyimide..Because.of.the.evolution.of.
solvent.and.water.during.the.cure,.polyimides.would.see.a.large.weight.































































































under. shear,. the.particle. structures.break.down. in. time,.and. therefore,.
the.viscosity.drops.off..If.the.material.is.then.left.to.rest.unstressed,.the.



































Outgassing. refers. to. the. release. of. aromatic. compounds. during. cure..
Initially. in. a. vapor. state,. the. residues. eventually. settle. onto. a. surface..
Unfortunately,.sometimes.that.surface.is.the.chip.passivation,.or.the.lead.
frame,. or. the. substrate.. The. residue. will. reduce. adhesion,. which. will.
eventually.become.delamination.
To.prevent.outgassing.residues.from.affecting.the. integrated.circuit.




































with. other. parts. of. the. system.. Properties. such. as. adhesion,. shrink-
age,.cure. temperature,.modulus,.moisture.absorption,.and.coefficients.
of. thermal. expansion. must. all. be. carefully. controlled.. Physical. and.
chemical.stability.through.multiple.heat.cycles.during.assembly.is.also.
extremely.important.
New. material. formulations. have. been. developed. to. address. the.
unique.requirements.for.multiple.die.stacks.with.wire.bond.interconnects..


























tions,. and. the. amounts. of. hazardous. (lead-free,. halogen-free). materials.
may.be.limited.
6.2.7.3	 Compatibility	with	copper	wire	bonding


























underfill.fills. in. the.gap.between. the.flipped. chip. and. the. substrate. the.
chip. is. connected. with.. Underfills. lend. necessary. mechanical. strength.
and.environmental.protection.to.the.flip-chip.assembly.
6.3.3	 What	is	underfill?











pensate. for. the. coefficient. of. thermal. expansion. mismatch. between. the.
silicon.(at.about.3.×.10–6/ºC).and.the.organic.printed.circuit.board.(PCB),.
which.is.closer.to.20.×.10–6/ºC..Without.the.underfill,.the.thermal.expan-








In. the. case. of. ceramic. substrates,. such. as. those. used. in. IBM’s. C4.
(Controlled.Collapse.Chip.Connection).process,.underfill. is.generally.not.
necessary,.at.least.for.mechanical.stresses,.because.the.coefficients.of.ther-
















der. flux. used. in. the. interconnection. and. the. underfill.. Fluxes. used. for.
lead-free.solders.tend.to.be.more.active.and.may.adversely.react.with.the.
underfill..If.a.no-clean.flux.is.used,.then.it.is.guaranteed.that.there.will.





























Various. materials. properties. must. be. considered. in. making. a. “good”.




between. filler. weight. percentage. to. lower. the. thermal. expansion. coef-

























sion,. they. include. elastic. modulus,. glass. transition. temperature,. tensile.
strength,.and.moisture.resistance.
Finally,.the.adhesive.strength.of.the.cured.underfill.to.all.of.the.vari-





surfaces. prior. to. underfill. application,. type. of. solder. mask. and. passiv-









As. stated. earlier,. epoxy. alone. has. a. very. high. coefficient. of. thermal.
expansion,.around.80.×.10–6/ºC,.compared.to.the.silicon.chip.or.copper.
lead.frame.or.organic.substrate..Underfills.do.not.contain.as.much.filler.
as. molding. compounds. in. order. to. flow. more. easily. out. of. a. needle,.
































Reworkable. underfills. address. another. shortcoming—thermosets. like.
epoxies.cannot.be.reused.or.even.be.easily.detached.when.it.might.be.
necessary. to. replace. or. rework. the. solder. joints.. This. might. not. be. an.
issue. with. boards. used. in. portable. consumer. electronics—per. board.




Reworkable. underfills. are. often. thermoplastics,. which. soften. upon.
reheating,.allowing.for.easier.chip.removal.from.the.board.
6.3.7.3	 Preapplied	underfill
Preapplied. underfill. refers. to. an. underfill. material. applied. to. the. fin-





Solder reflow Finished Assembly
Figure 6.22  “No-flow”.underfill.process.steps.
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application. may. even. precede. that. of. wafer. bumping,. though. it. more.
likely.occurs.afterward.





































There. is. always. room. for. improvement. in. underfill. behavior. and. per-


















































conductor. packaging. technology,. generally. in. the. form. of. ceramics. or.
other.hermetic.materials..However,.epoxy-impregnated.glass.fabric.has.
been.used.for.circuit.boards.for.decades..Then.in.the.late.1980s,.Motorola.
and. Citizen. jointly. developed. the. plastic. ball. grid. array. (PBGA).. The.
widespread.adoption.of.the.PBGA.in.the.1990s.led.to.the.development.of.
a.variety.of.substrate-based.packages,.both.using.wire-bonded.and.flip-








The. construction. of. an. organic. substrate. for. semiconductor. packaging.
has.been.covered.in.many.technical.books,.journal.articles,.and.industry-










The.glass. transition.temperature.for.FR-4. is.around.125ºC,.and.it. is.
about.175ºC.for.BT.substrates..The.higher.glass.transition.temperature.for.




As. the. feature. sizes. on. semiconductors. dropped. below. the. submicron.
level,. the. design. pitches. within. packages. also. shrank,. even. as. the. I/O.
numbers.increased.in.a.smaller.and.smaller.footprint..Traditional.plastic.
packages.utilizing.metal.lead.frames.and.peripheral.leads.could.not.keep.
up.with. the.shrinking.die,.and. it.was.becoming.very.difficult. to.board.
mount. quad. flat. packs. with. lead. pitches. below. 0.5. mm.. So,. packaging.

















connect. the.outer. layer.with. the. layer.directly.underneath,. thus. saving.
real. estate,. because. they. do. not. extend. through. the. entire. board.. An.
example.is.shown.in.Figure 6.26.of.a.2-2-2.build-up.substrate—two.layers.
















comes. from.electrical.performance,.with. improved.signal. integrity.and.
reduced.electrical.interference.and.cross-talk.noise.






















edge. chip. designs. and. construction.. As. 45. nm. and. below. technology.
nodes.enter.production,.silicon.chips.fabricated.with.these.ever-shrinking.










Other. adaptations. that. may. be. required. of. substrate. technology.
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Metal. lead. frame. carriers. have. been. used. in. semiconductor. packaging.
almost. since. the. beginning. of. the. industry.. Although. hermetic. pack-
ages.often.used.ceramic.substrates.as.their.chip.support,.nearly.all.of.the.
early.plastic.packages.used.lead.frames:.dual.in-line,.small.outline,.plas-












packages. in. technological. advances. for. many. applications. since. their.











silver,. and. thus. is. used. extensively. in. electronics. for. this. purpose.. But.
that.is.not.the.only.advantage.that.copper.has.to.offer..The.metal.is.also.







bending.. Small. amounts—in. the. range. of. a. few. weight. percentage—of.


































Source:		 	Adapted. from. Sandra. Winkler,. “Trends. in. IC.
Packaging.and.Multicomponent.Packaging,”. IEEE	




used. in. lead. frames. but. at. the. cost. of. a. magnitude. lower. thermal. con-






























only. commonly. used. in. power. packages,. such. as. the. transistor.outline.
(TO)-220.form.factor,.seen.in.Figure 7.2..However,.they.have.become.more.
common.as. semiconductors,. in.general,.grow. larger.and.more.complex.
with.more.circuitry.and.therefore.generate.more.heat.
7.1.5.1	 Heat	slugs	or	spreaders
Heat. slugs.and.spreaders. contact. the.backside.of.a. lead. frame.die.pad-



























The. use. of. heat. sinks. is. most. popularly. associated. with. micropro-
cessors,. graphics. processors,. and. computers,. in. general.. As. shown. in.
Figure  7.5,. the. higher. performance. of. microprocessors. or. graphics. pro-
cessors—and. their. gigahertz. clock. frequencies—requires. solutions. to.
dissipate.heat.and.power,.such.as.using.both.a.heat.spreader.and.a.heat.
sink.and.having.them.joined.together.by.layers.of.thermal.grease.or.some.
type.of. thermal. interface.material..A. fan.may. then.be.placed.on. top.of.
























extreme. measures. might. involve. the. use. of. heat. pipes—a. sealed. tube.






paddle. area. and. on. the. lead. tips,. to. provide. oxidation. protection. and.
consistent.surface.condition.for.both.the.die.attach.step.and.for.the.wire.
bonding.process..However,.silver.plating.tended.to.have.poorer.adhesion.
to. molding. compound,. which. then. led. to. delamination. and. other. reli-
ability.issues.








































































to. recent. low.historical. levels.anytime.soon,. so.copper.wire.bonding. is.
finally.gaining.traction.in.the.packaging.industry.
Copper. has. several. advantages:. higher. thermal. and. electrical. con-
ductivity. (Table 7.3).with.at. least.an.order.of.magnitude. lower.material.
cost.(Table 7.4)..However,.there.are.several.disadvantages.that.have.ham-
pered. copper’s. acceptance. over. the. years:. copper. is. much. harder. than.
gold.and.can.damage.the.bond.pads.and.underlying.structures.if.care.is.

















To. date,. the. greatest. usage. of. copper. wire. bonding. has. been. with.
power. semiconductors. and. discrete. devices,. which. required. very. thick.


























































20 186 205 225 40
25 274 304 335 40
30 381 425 469 40
38 593 664 734 40
50 1005 1127 1249 40






















with. elevated. temperatures,. producing. gold-aluminum. intermetallics..
The. high-temperature. storage. life. reliability. test. (refer. to. Chapter. 4). is.
aimed.at.eliciting.failure.modes.based.on.this.phenomenon.








Generally,. as. the. intermetallic. layers. grow. into. the. gold. ball. bond,.
they.cause.Kirkendall.voids.in.the.gold.bulk..The.primary.failure.mode.
for.gold-aluminum.bonds.via.the.Kirkendall.effect.is.a.weakened.interface.
























The.phenomenon.of.a.heat-affected.zone. (HAZ). in.metal. joining. is.not.
unique. to. semiconductor. assembly. and. manufacturing.. It. is. instead. a.
well-known. phenomenon. from. welding. metals. in. general.. Figure  7.9.
shows.an.example.of.the.HAZ.areas.generated.from.welding.
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pad. interface—Kirkendall. effect,. intermetallic. growth,. and. phases—
very. pure. gold. is. essentially. a. “noble”. metal. and. normally. does. not.





















1. Start bond cycle
2. Descend to 1st bond,
    with ball centered and
    captured in capillary. 
3. Ball bond
4. Ascend to top of loop.
5. Descend to 2nd bond;
    trajectory controls
    loop shape.
6. Second bond lead.
7. Second bond formed.
8. Rise to control tail
    length and to fire EFO
    for next bond.




















bonded. to. the. bond. pad.. The. amount. of. force. required. to. push. a. ball.
bond.off. the.pad.was.expected.to.correlate.to.the.adhesion.strength.of.















Recall. the. manufacturing. issues. encountered. when. performing. copper.
wire.bonding.on.standard.aluminum.bond.pads..As.noted.before,.there.











A. thin. layer. of. palladium. is. plated. on. top. of. the. nickel. to. prevent.






















provides. the. important. function. of. joining. two. metallic. surfaces.



























The. drawbacks. and. health. hazards. of. elemental. lead. are. well.
known,.and.general.concern.for.the.environment.has.led.to.regulations.

















a. semiconductor.package,. such.as.high-lead-content. solder.bumps.on.a.
flipped.die.that.is.subsequently.underfilled.or.encapsulated..Also,.there.
are.exemptions.for.high-performance.applications,.such.as.aerospace.or.
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ature. profiles. during. assembly.. As. a. consequence,. heat. resistance. and.
package.warpage.have.become.more.of.a.problem.for.the.other.parts.that.
make.up.a.given.package,.especially.for.molding.compounds.






ders. is. tin. whiskers. that. are. crystalline. threads. of. tin. “growing”. from.
surfaces. where. the. tin. (or. high-tin-content. solder). is. the. surface. finish..




















a. transformation. from. the. commercially. used,. higher-density. white. (β).
tin.being.slowly.converted. to. the. lower-density.gray. (α). tin.over.a. long.
period.of. time. (about.18.months)..The. transformation. in.density.essen-
tially.causes.the.tin.to.fall.apart.and.crumble.













For. instance,. gold-tin. solder. alloys. are. often. employed. as. a. die.
attach.adhesive.for.microwave.devices,.laser.diodes,.and.RF.(radio.fre-




(~57.W/m-K).and. it.does.not. require.a.flux. in.most. cases. to. facilitate.
wetting.. It. is. also. lead-free,. so. it. fulfills. the. environmental. require-
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the.surfaces. to.be. joined.need.a.gold.flash,. though.nickel-coated.sur-
faces.may.be.acceptable.












































































































be. used. are. binary. and. high. lead-based.. The. process. is. also. not. easily.
























































Advantages.of. electroplating. technology. include.good.process. con-











process. flow. is. shown. in. Table  7.6.. Typically,. stencil. printing. solder. on.
top. is. the.next.step,.but.nickel.under-bump.metal.can.be.used. in.other.
flip-chip.processes,.as.illustrated.in.Figure 7.20..Those.other.processes.are.
discussed.in.Section.7.4.3.5.











































bond. pads. on. the. chip. or. lay. down. an. under-bump. metal.. Gold. prop-
erties.and.behavior.are.also.well.understood,.and.the.bumps.offer.high.
electrical.and.thermal.conductivity..Disadvantages.include.substrate.pad.
pitches. that.are.often.not.as.narrow.as. those. found.on. the.chips..Also,.
standoff.height.may.be.inadequate.for.reliability.purposes.
7.4.3.5.2	 Anisotropic	 conductive	 adhesive.	 Instead. of. using. sol-
der.bumps.or.gold. stud.bumps,.flip-chip.electrical. conductivity. can.be.
achieved.with.an.organic.polymer.matrix.embedded.with. tiny.conduc-
tive.pellets..The.pellets.clump.together.and.provide.electrical.connection.






















































Another. major. issue. is. that. of. voids. in. the. solder. bumps,. usually.
caused.by.poor.wetting.with.the.under-bump.metal.or.excessive.flux.res-
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Silicon,.Si 2.3 4.2 151 — 112
Copper,.Cu 8.96 17.8 398 330 131
Aluminum,.
Al
2.7 23.6 238 137–200 68
Alumina,.
Al2O3








3.2 2.7 200–270 450 415
Beryllia,.
BeO








3 6.5–9 170–200 — —
Kovar.
(Ni-Fe)








10 7–8 160–170 — 313
Source:		 .Adapted.from.Mark.Occhionero,.Richard.Adams,.and.Kevin.Fennessy,.in.Proceedings	








Some.of. the. later. issues. found.with.alumina. include. its.somewhat.
high. dielectric. constant. (κ. ~. 10). and. higher. thermal. expansion. coeffi-
cient.compared.to.silicon.(7.×.10–6/ºC.versus.4.×.10–6/ºC).. Its.dielectric.
constant.is.incompatible.with.high-frequency.applications,.and.thermal.
expansion. mismatch. can. prove. problematic. with. larger-sized. silicon.
chips..Also,.modern.power.applications.find.alumina’s.level.of.thermal.
conductivity.inadequate.












its. compounds. are. very. hazardous. to. human. health,. and. extreme. care.




Beryllia. processing. and. assembly. techniques. tend. to. be. similar. to.
those.of.alumina,.though.with.much.greater.care.to.prevent.toxic.exposure.
8.3.3	 Aluminum	nitride












urally. occurring. compound.. If. moisture. is. present,. aluminum. nitride.
can. decompose. to. alumina. and. ammonia,. by. the. reaction. shown. in.
Equation.(8.1):
. 4AlN.+.8H2O.=.2Al2O3.+.4NH4.+.O2. (8.1)
Finally,. another. consideration. is. a. metal’s. adhesion. to. aluminum.
nitride.. Many. of. the. glasses. used. as. a. binder. in. thick-film. pastes. can.















































ductivity,. about. twice. that. of. alumina. at. 60. W/m-K.. However,. boron.





Glasses. serve. many. purposes. in. semiconductor. and. electronic. applica-
tions..They.may.act.as.insulators.and.passivation.materials,.or.as.bonding.
layers.or.package.sealants,.along.with.many.other.uses.





























84 5.42 67 0.28 15.0
96%.silica.
(SiO2)
8 2.2 68 0.19 3.8
Fused.silica.
(SiO2)













they. tend. to.act.more. like.chemical.mixtures..Different.oxides.and.ele-
















Soda.lime 470 510 695 1005
Borosilicatea 435–515 480–565 710–820 1115–1245
High.lead.(Pb) 340 365 440 560
96%.silica.
(SiO2)
820 910 1500 —
Fused.silica.
(SiO2)
990 1050 1580 —





Glass SiO2 Na2O K2O PbO B2O3 Al2O3
Solder.seal 3 75 11 11
Sealing 35 7 58
Labware 80 3.5 0.5 14 2
96%.silica 96 0.2 0.2 3 0.6
Fused.silica 99.5








glass. particles. in. an. organic. vehicle,. becoming. a. paste.. For. die. attach-
ment,.the.paste.is.applied.to.the.ceramic.via.a.paste.dispense.system..After.








Silver-filled.glass,. like.gold-silicon.eutectic. solder.alloy,. is. limited. to.
those. devices. that. can. withstand. elevated. processing. temperature. and.






These. glasses—based. on. silica. mixed. lead,. boron,. bismuth,. or. zinc.
oxides—are.widely.used.in.sealing.and.adhesive.applications.due.to.their.
low.melting.and.softening.temperatures..They.find.extensive.use.in.seal-



























•. Look. at. upcoming. wafer. fabrication. developments. and. how. they.
will.affect.semiconductor.packaging.technology.
9.2	 Introduction
This. chapter. looks. at. the. continued. scaling. of. silicon. complementary.






















































































at. the. given. feature-size. node. turned. out. to. be. more. problematic. than.
expected,.though.implementing.copper.metallization.was.not.without.its.
own.complications.
For. instance,. copper. can. diffuse. easily. into. silicon. and. into. many.
other.dielectric.materials..Unlike.aluminum,.copper.can.also.diffuse.and.





















cess.engineers. found.ways. to.stick.with. trusty.silicon.dioxide,.or.some.

































1999 3.0 >4.0 >4.0 — —
2001 2.5 3.5 3.5 >3.5 —
2003 2.0 <2.5 >2.5 >3.5 >3.5
2005 1.5 2.0 >2.0 >3.0
2007 — >1.5 >1.5 >2.5 3.0
2009 — — — >2.5 3.0
2011 — — — >2.0 >2.5
2013 — — — — <2.5
Source:	 .Adapted. from. Alexander. E.. Braun,. “Low-κ. Bursts. Into. the. Mainstream…
Incrementally,”.Semiconductor	International,.May.2005.
Table 9.3  Challenges.Facing.Low-κ.Dielectric.Integration








Source:		 .Adapted. from	 Keith. Buchanan,. in. Proceedings	 of	 the	 2002	
GaAsMANTECH	Conference,.San.Diego,.CA,.April.8–11,.2002,.table 1




Cu D, B height = 35 nm
Hardmask height = N/A
Via height = 112 nm
Trench height = 126 nm
Minimum L/S = 70 nm
Assumptions
(a)






Cu D, B height = 35 nm
Hardmask height = 40 nm
Via height = 112 nm
Trench height = 126 nm
Minimum L/S = 70 nm
Assumptions






Cu D, B height = 35 nm
Hardmask height = 40 nm
Via height = 112 nm
Trench height = 126 nm
Minimum L/S = 70 nm
Assumptions






Cu D, B height = 30 nm
Hardmask height = N/A
Via height = 80 nm
Trench height = 90 nm
Minimum L/S = 50 nm
Assumptions






Cu D, B height = 30 nm
Hardmask height = 35 nm
Via height = 80 nm
Trench height = 90 nm
Minimum L/S = 70 nm
Assumptions







Cu D, B height = 35 nm
Hardmask height = 40 nm
Via height = 112 nm
Trench height = 126 nm
Minimum L/S = 70 nm
Assumptions













manufacturing. solutions. known. at. this. time. once. the. technology. node.
reaches.16.nm.or.14.nm,.at.around.2012.(Figure 9.3).
9.5.1	 Interconnects	for	<22	nm
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solutions known Delay time improvement by 20%



























ary. and. sidewall. effects. overtake. the. bulk. resistivity.. According. to. the.
2007.Edition,.the.ITRS.says.no.possible.solution.has.been.identified.to.deal.
with.the.phenomenon.




















































































needs.on. the.chip. is. to.offload. the. requirements.onto. the.parts.outside.
the.chip,.such.as.the.package.materials.and.design..For.example,.it.may.























packaging.. Through-silicon. vias. allow. for. stacked. monolithic. chips. to.







Via-first approach Via-last approachFront (device) side














Figure  9.6  Through-silicon. via. process. flow. (postcomplementary. metal. oxide.



















A.E.. Braun,. “Low-κ. Bursts. Into. the. Mainstream…Incrementally,”. Semiconductor	
International,.May.2005.





































LEDs. can. generate. more. illumination. per. watt. than. incandescent.




their. light. independently,. unlike. incandescent. and. fluorescent. sources,.
which. need. external. equipment. to. collect. and. deflect. light. in. a. given.
direction.











The. disadvantages. are. both. economic—currently,. high-brightness.















































































































Typical Rated Lifetime 
Range (hours)a
















because. no. light. is. attenuated. by. semitransparent. metal. electrodes,.






the. light’s. reflectivity. and. intensity.. Generally,. the. LED. chip. must. be.
attached.to.a.heat.sink,.heat.spreader,.or.a.heat-dissipating.substrate,.to.
prevent.overheating.issues..Heat-dissipating.substrates.may.be.ceramic—
alumina,. aluminum. nitride. (AlN),. low-temperature. co-fired. ceramic.
(LTCC)—or. perhaps. an. organic. printed. circuit. board. with. a. thick. cop-
per.core..Sometimes,.LED.may.be.packaged.in.a.modified.transistor.out-
line.(TO).package.or.metal.cans,.but.with.transparent.windows.or. lids..
Figure  10.2. shows. an. example. of. a. relatively. simple. LED. package. with.
through-hole.pin.leads.
Some.products.require.multiple.LED.chips.packaged.together.in.one.
unit,. often. of. different. colors.. The. combination. of. red,. green,. and. blue.






































form. to. many. of. the. same. corresponding. JEDEC. (formerly. the. Joint.
Electron.Devices.Engineering.Council).standards.
Bibliography



























































to. Design-Their-Own. Four-Chip. LED. Configuration,”. LED	 Journal,. July/
August.2007.
“LEDs:.Your.Electronics.Weekly.Guide,”.Electronics	Weekly,.December.5,.2008.
G.. Mueller,. R.. Mueller-Mach,. B.. Grigory,. R.S.. West,. P.S.. Martin,. T.-S.. Lim,. and.






and. Optical. Performance. of. High-Power. LED. Packaging. with. Sintered.









3D bonding:. A. process. joining. two. or. more. wafers. or. die. surfaces.
together.








3D System-in-package (3D-SIP):. Three-dimensional. (3D). integration.
using.established.package.technologies,.such.as.wire.bonding.or.
package-on-package.stacking.
3D wafer-level packaging (3D-WLP):. Three-dimensional. (3D). integra-
tion. using. wafer-level. package. technologies,. such. as. electrical.
interconnect.redistribution.
Chemical mechanical polishing or planarization (CMP):. Wafer.clean-
ing.method.used.on.both.metal.and.dielectric.layers,.often.to.pre-
pare.the.surface.for.the.next.layer.of.material.









the. space. between. the. die. and. the. substrate. is. filled. with. an.
underfill.material.





Mean time between failures (MTBF):. The. average. time. between. fail-
ures.in.repairable.or.redundant.systems.
Mean-time-to-failure (MTTF):. The. average. time. to. failure. for. compo-
nents.or.nonrepairable.systems.
Plastic ball grid array (PBGA):. A. plastic. package. employing. an. array.
of.solder.balls.for.physical.connection.to.the.next.level,.which.is.










Quad flat pack (QFP):. A.ceramic.or.plastic.chip.carrier.with.leads.project-
ing.down.and.away.from.all.sides.of.a.square.package.(i.e.,.gull-
wing.leads)..Usually,.the.backside.of.the.die.is.bonded.to.the.lead.
frame.substrate,.and. the.electrical. connections.are.made.on. the.
active.top.side.of.the.die.through.a.wire.bonding.process,.and.the.
whole.package.is.encapsulated.by.a.molding.process.












assembled. preferably. into. a. single. standard. package. that. pro-
vides.multiple.functions.associated.with.a.system.or.subsystem.




Through-silicon via (TSV):. A.technology.under.development.to.enable.
three-dimensional.integrated.circuit.die.stacking.
Through-silicon via (TSV) barrier layer:. A.barrier.layer.would.be.neces-
sary.to.prevent.diffusion.of.the.TSV.metal.into.the.surrounding.
bulk.silicon.
Under-bump metal (UBM):. The.metal.layers.located.between.the.solder.
bump.or.column.and.the.die.
“Via-first” through-silicon via (TSV) process:. Fabricating.the.TSVs.before.
the.front.end-of-line.(FEOL).device.fabrication.steps.begin.
“Via-last” through-silicon via (TSV) process:. Fabricating.the.TSVs.after.
FEOL. processing. is. completed,. and. either. after. or. during. back.
end-of-line.(BEOL).interconnect.processing.steps.
Wafer-level packaging (WLP):. Wafer-level.packaging.(WLP).is.a.tech-
nology. in.which.all. the. integrated.circuit. (IC).packaging.and.
interconnection.is.performed.on.the.wafer.level.prior.to.dicing..












International	 Technology	 Roadmap	 for	 Semiconductors,	 2007	 Edition,.Assembly. and.
Packaging.chapter.
International	Technology	Roadmap	for	Semiconductors,	2007	Edition,.Interconnect.chapter.






Analytical. tools. are. necessary. to. insure. high-quality,. high-reliability.
semiconductor.packages.for.end.market.use,.and.are.employed.for.qual-
ity.assurance.and.reliability. testing..And.in. the.unlikely.event.package.
failures.do.happen,.analytical. tools.will. facilitate. the.failure.analysis. to.
determine.the.root.cause.
A.2	 Types	of	analytical	tools
Basically,. there. are. two. categories. to. consider:. destructive. and. nonde-

















This. appendix. will. mainly. focus. on. scanning. acoustic. microscopy.
(SAM),.a.commonly.used.nondestructive.analytical.method,.primarily.for.







failure. analysis,. examining. the. package. and. its. leads. visually,. whether.
with.the.naked.eye.or.a.magnifying.loupe.or.with.an.optical.microscope..















tial,.or.kV,.of. the.x-ray.source..The.higher. the.kV,. the.shorter. the.wave-
length,.and.the.greater.is.its.penetrating.capability..Most.x-ray.inspection.
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The. trade-off. for. high. magnification. is. field-of-view,. though;. the.
greater. the. magnification,. the. smaller. the. field-of-view.. Different. areas.
of.concern.require.different.levels.of.magnification..Looking.at.bonding.
wires.may.exceed.200X.to.400X,.for.instance.













inspection. systems.have.developed. tools. to.overcome.some.of. the. tools’.






sis.. Again,. it. is. a. nondestructive. imaging. technique,. using. reflected. or.
transmitted. ultrasound. signals. to. make. visible. images. of. internal. fea-
tures,.including.detecting.defects.like.air.pockets.and.areas.of.delamina-
tion.within.the.package.
















Image Diameter = Sample diameter
x Magnification
Whereas:
A = Distance from X-ray Source to
Sample
B = Distance from X-ray Image to
Sample








quency. means. long. focus.. The. higher. the. frequency. used,. the. higher.
the.possible. resolution,.but.at. the. sacrifice.of.depth.of.field..The. lower-
frequency. transducers. are. more. than. adequate. for. older,. leaded. plastic.
packages—plastic.dual. in-line.packages. (PDIPs),.plastic.quad.flat.packs.




To. image. a. sample,. typically. the. ultrasonic. transducer. raster-scans.
















































Not. all. the. acoustic. signals. reflected. back. are. used. to. create. a. vis-
ible. planar. acoustic. image.. Generally,. such. an. image. is. generated. of. a.
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A. few. other. test. methods. were. discussed. in. previous. chapters.. First.
from. Chapter. 6,. Section. 6.1.5. was. flexure. testing. to. determine. flex-
ural. modulus.. Next. from. Chapter. 6,. Section. 6.2.4,. is. a. brief. descrip-
tion.of.differential.scanning.calorimetry.(DSC)..Finally.from.Chapter.




























is. cut. through. its. y-z. axis. at. a. specific. location. to. examine. its. interior.
construction.and,.hopefully,.find.the.defect.or.defects.suspected.to.have.











vacuum.inside. the.microscope..Another. factor. in.sample.preparation. is.






a.series.of.magnetic. lenses.designed. to. focus. the.electrons. to.a.given.
small. area..As. the.electron.beam.reaches. the. sample. surface,. second-



















































































Energy-dispersive. x-ray. spectroscopy. is. an. analytical. technique. often.
coupled.with.imaging.tools.like.SEM..The.impact.from.the.electron.beam.
on.the.sample.also.generates.x-rays.that.are.characteristic.of.the.elements.



















































FTIR. has. advantages. over. the. older. techniques. using. dispersive.
technology.. FTIR. can. read. all. the. frequencies. of. energy. transmitted.




















































Shear. tests. have. long. been. used. to. determine. the. quality. of. a. wire. ball.
bonded.to.the.bond.pad..The.amount.of.force.required.to.push.a.ball.bond.
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Flexural test with three-point loading
Figure B.10  Flexural.stress.test.using.three-point.loading.
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Materials Interaction and Reliability
MATERIALS SCIENCE/ELECTRICAL ENGINEERING
“This book provides a complete and systematic discussion of key materials used
in electronic packages. Unlike most of its competitors, which are composed by
several contributors, this book is written by two authors who are well-respected
veterans in the electronic package industry. …”
—Kevin K.L. Chen, Qualcomm Atheros, San Jose, California, USA
“This book gives a good general overview of materials used in the making of
semiconductor packages. … The book is easy to read and would serve as an
excellent introduction to the subject for a student or engineer unfamiliar with the
topic. It would also serve as a handy reference guide for a basic understanding
of semiconductor packaging materials, as well of semiconductor packaging itself.”
—Zemo Yang, Ambarella Corp, Santa Clara, California, USA
“Knowledge of how material interactions impact package reliability and performance
is ever more critical to the semiconductor industry, so both students and engineers
need a resource to turn to in understanding material technology issues and trade-
offs. This book serves as such a resource and reference guide to the world of
semiconductor packaging materials.”
—Daniel P. Tracy, SEMI, San Jose, California, USA
Semiconductor Packaging: Materials Interaction and Reliability enables
a fundamental understanding of the underlying physical properties of the materials
used in a semiconductor package. By tying together the disparate elements essential
to a semiconductor package, the authors show how all the parts fit and work
together to provide durable protection for the integrated circuit chip within as well
as a means for the chip to communicate with the outside world. Along with future
trends in semiconductor packages, the text also covers packaging materials for
MEMS, solar technology, and LEDs and describes the reliability tests and analytical
tools necessary in semiconductor packaging technology.
